

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

(11) ΕΣΕΡΗΠ (JP)

...公開特許公報 (A)

卷之二十一

特開平8-125066

(1) 公版日 华威社 (1996) 5月12日

Digitized by

2011 23/13

三

日別記号 内蒙古89

1

A 6921-45

灰长舌元属

KOIL 23/12

(11) 出口毛料

舊題序 6 - 2 8 4 5 3 6

（二）此題目

平成6年(1994)10月26日

卷之三

大日本印刷株式会社

東京區新宿區市谷比叡町一丁目八番八號

(11) 見明者 八木 稔

北京市新店区布吉庄四月二十一日：零：八

大日本印刷株式会社

### (7) 叉架子 用具


新文藝出版社編輯部

(3) (発明の名) 機器停止装置とそれ用いられるリードフレーム、及び機器停止装置の製造方法

(87) (夏期)

(目的) 更なる封止型半導体部品の高集成化、高機能化が求められている中、本論文はパッケージサイズにおけるチップの占率を上げ、半導体部品の小型化に貢献させ、同時に従来のTSOP等の小型パッケージに類似でもった更なる多ピン化を実現した封止型半導体部品を開発する。

〔説定〕 半導体電子の電子側の面に、半導体電子の電子と電気的に離離するための内部電子層と、半導体電子の電子側の面へ組みして外層へと向く外層電極への接続のための外部電子層と、相反内部電子層と外層電子層とを遮断する遮蔽リード部とを一体とした放電のリード部とを、遮蔽性を利用を加して、構成して設けており、且つ、回路基板への実装のための半田からなる外層電極を相反位置の各リードの外層電子層に露出させ、少なくとも相反半田からなる外層電極の一部に露頂部より外層に露出させて設けている。



## 【技術図面】

(A) 図2(1) キスヒテ子の電子部の正面。これは電子部の電子部と電気的に接続するための内部電子部と、キスヒテ子の電子部の面へ直交して内部へと向く内部回路への接続のための内部電子部と、内部電子部と外部電子部とを直結する接続リード部とを一体としたリード部を複数個、または複数種類を介して、並列して並んでおり。且つ、内部電子部への接続のためのキスヒテ子からなる内部電子部を内蔵する部品のセリードの内部電子部に直結させ、少なくとも内部電子部からなる内部電子部を基の一基に直接より内部に露出させて並んでいることを示すとすると图2(1)が正解である。

(B) 図2(2) は(A)において、本體部電子部の電子部は半導体電子部の電子部の一基の面の中心部線上にそって配置されており、リード部は複数の電子部を並びように内側に向かって並べて並んでいることを示すとすると图2(2)が正解である。

(C) 図2(3) キスヒテ子の電子部と電気的に接続するための内部電子部と、内部回路と接続するための内部電子部と、内部電子部と内部電子部とを直結する接続リード部とを一体とし、該内部電子部を、接続リード部を介して、リードフレーム面から離れて一方側面に突出させ、外側に先端部を有する接続リード部とを接続する一基の内部電子部を内蔵しておらず、且つ、各内部電子部の外側で、接続リード部と接続し、一基として全体を内蔵する外に露を設けていることを示すとするとリードフレーム。

(D) 図2(4) キスヒテ子の電子部の正面に、キスヒテ子の電子部と電気的に接続するための内部電子部と、キスヒテ子の電子部の面へ直交して内部へと向く内部回路への接続のための内部電子部と、内部電子部と外部電子部とを直結する接続リード部とを一体とした複数のリード部と、複数種類を介して、並列して並んでおり。且つ、内部電子部への接続のためのキスヒテ子からなる内部電子部を内蔵する部品のセリードの内部電子部に直結させ、なくとも内部電子部からなる内部電子部の一基は基板より外部に露出させて並んで並んでいる複数封止型半導体素子の正解である。少なくとも(A)エッチング加工で、半導体電子部の電子部と電気的に接続するための内部電子部と、内部電子部と外部電子部とを接続するための内部電子部と、内部電子部と外部電子部とを直結する接続リード部とを一体とし、該内部電子部を、接続リード部を介して、リードフレーム面から離れて一方側面に突出させ、外側に先端部を有する接続リード部とを接続する一基の内部電子部と、リード部と接続し、一基として全体を内蔵する外に露を設けているリードフレームを内蔵する工件。(B)リードフレームの内部電子部側でない面(裏面)に穴を設け、内蔵部を全面により、内蔵部の内部電子部を接続する基板とは正確に並んで並んでる位置に位する。

これらは封止型と呼ぶべき、リードフレームの内部に内蔵された部品がキスヒテ子の電子部にくらべて大きめにして、内部電子部を介して、リードフレーム全体を内蔵部子へ接続する工件。(C)リードフレームの内部部を内蔵部の部分を内蔵部子により内蔵部子へ接続する工件。

(D) キスヒテ子の電子部と、内蔵されて、リード部へ接続された内部電子部の先端部とをワイヤボンディングしたはに、接続により内蔵部子部のみを内蔵部に露出させるやうを封止する工件。(E) 内蔵部子に露出した内部電子部部にキスヒテ子からなる内部電子部を内蔵部子へ接続する工件。ともさじことを内蔵部子と内蔵部子封止型半導体素子の正解の方。

## (説明の詳細な技術)

## 【0001】

(封止型の構造分類) 本発明は、キスヒテ子を内蔵する複数封止型の半導体素子(プラスチックパッケージ)に対し、特に、本封止型を内蔵する、且つ、多ピン化に付随する半導体素子とその製造方法に関するもの。

## 【0002】

(封止型の技術) 近年、半導体技術は、高集成化、小型化技術の進歩と電子機器の多機能化と電子機器化の傾向(特徴)から、LSIのASICに代替されるようになり、THT方式は化、表面実装化になってきている。これに付随し、リードフレームを用いた封止型の半導体素子はプラスチックパッケージにおいても、その既存のトレンドが、SOJ(Small Outline Lead Edge Package)やQFP(Quad Flat Pack Package)のような矩形形状のパッケージを経て、TSOP(Tin Small Outline Package)の改良による元型化を主軸としたパッケージの小型化へ。これらにはパッケージ内部の3次元化によるチップ距離の面上を目的としたLOC(Lead On Chip)の構造へと進展してきた。しかし、複数封止型半導体素子パッケージには、高集成化、多機能化とともに、更に一層の多ピン化、高型化、小型化が求められており、上記既存のパッケージにおいてもチップ内部部分のリードの引き回しがあるため、パッケージの小型化に難済が見えてきた。また、TSOP等の小型パッケージにおいては、リードの引き回し、ピンピンチから多ピン化に対して困難が見えてきた。

## 【0003】

(説明が相反しようとする回答) 上記のように、異なる複数封止型半導体素子の高集成化、多機能化が求められており、複数封止型半導体素子は半導体パッケージの一層の多ピン化、高型化、小型化が求められている。本発明は、このような状況のとし、半導体素子パッケージサイズにおけるチップの占有面を上げ、半導体素子の小型化に貢献させ、回路基板への実装面積を確保できる。即ち、回路基板への実装面積を向上させることでどう複数封止型半導体素子を実現しようとするものである。また、封止

に本発明のTOP面の小部パッケージに図示したとおり多ピン化を実現しようとするものである。

(0004)

(出音を防ぐための手段) 本発明の外部MOSFET基板は、半導体素子の電子側の面に、半導体素子の電子となるために配置するための内部電子部と、半導体素子の電子側の面へ反対して外側へと向く外部基板への接続のための外部電子部と、並記内部電子部と外部電子部とを置換する複数リード部とを一体とした複数のリード部とを、複数リード部を介して、回路として並けており、且つ、回路基板への接続のための半田からなる内部電子部を並びた複数のリードの外側電子部に配置させ、少なくとも片記半田からなる外部電子部の一端は接続部より外側に出させて並べておけることを特徴とするものである。又、上記において、内部電子部と外部電子部とを一体とした複数のリード部の配列を半導体素子の電子側面上に二次元的に配列し、外部電子部を半田ボールにて形成することによりBCA(Ball Grid Array)タイプの外部MOSFET基板を構成することとしている。

(0005) そして、上記において、半導体素子の電子は半導体素子の電子側の一端の辺の辺中心部面上にそって配置されており、リード部は複数の電子を抜ひように対向し前記一端の辺に沿い抜けられることを特徴とするものである。また、本発明のリードフレームは、外部MOSFET基板用のリードフレームであって、半導体素子の電子と電気的に接続するための内部電子部と、外部基板と接続するための外部電子部と、並記内部電子部と外部電子部とを置換する複数リード部とを一体とし、該外部電子部、複数リード部を介して、リードフレームから複数の一方内側に突出させ、外側に先端部で複数部を介して置換する一端の内部電子部を抜ひさせており、且つ、各外部電子部の外側で、複数リード部と連絡し、一端として全部を置換するための端を並べて複数リードフレームを構成する工法。又、上記リードフレームにおいて、内部電子部と外部電子部とそれを置換する複数リード部とを一体とした複数を複数リードフレーム間に二次元的に配列して構成することによりBCA(Ball Grid Array)タイプの外部MOSFET基板用のリードフレームとすることとしている。

(0006) 本発明の外部MOSFET基板の製造の方法は、半導体素子の電子側の面に、半導体素子の電子となるために配置するための内部電子部と、半導体素子の電子側の面へ反対して外側へと向く外部基板への接続のための外部電子部と、並記内部電子部と外部電子部とを置換する複数リード部とを一体とした複数のリード部とを、複数種類の層を介して、回路として並けており、且つ、複数面板等への接続のための半田からなる外部電子部を並びた複数の各リードの外側電子部にワロカバーリングを付して、

日本からなる日本語の一部に日本語による日本語として並べていう日本語と英語の翻訳方法について、少なくとも(A)ニッティング加工にて、半導体素子の電子となるために配置するための内部電子部と、外部基板と接続するための外部電子部と、並記内部電子部と外部電子部とを置換する複数リード部とを一体とし、該外部電子部を、回路リード部を介して、リードフレームから複数の一方内側に突出させ、外側に先端部で複数部を介して置換する一端の内部電子部を並べており、且つ、各外部電子部の外側で、該回路リード部と連絡し、一端として全部を置換するための端を並べて複数リードフレームを構成する工法。(B)前記リードフレームの内部電子部でない面(正面)に始点端を並け、片記を並べにより、外側する内部電子部と外側士で置換する複数部と並記基板に外側する複数部に並けられた端のみを片記せしめさせ、リードフレームの片記はかれた部分が半導体素子の電子部にくるようにして、前記片記を介して、リードフレーム全体を半導体素子へ配置する工法。(C)リードフレームの内部電子部を含む不要の部分を片記はせしめにより半導体素子へ配置する工法。(D)半導体素子の電子部と、切離されて、半導体素子へ配置された内部電子部の先端部とをワイヤボンディングした後に、該端により外部電子部の端を外側に露出させて全体を外止する工法。(E)前記片記に露出した外部電子部端に半田からなる外部電子部を外側する工法。とを含むことを特徴とするものである。

(0007)

(使用) 本発明の外部MOSFET基板は、上記のような構成にすることにより、半導体素子パッケージサイズにおけるチップの占有率を上げ、半導体素子の小型化に貢献できるものとしている。即ち、半導体素子の回路基板への実装性を向上し、回路基板への実装密度の向上を可能としている。又しくは、内部電子部、外部電子部とを一体とした複数のリード部を半導体素子面に始点端を並べて並びして固定し、前記外部電子部に半田からなる外部電子部を置換させていることより、本発明の小型化を達成している。そして、上記半田からなる外部電子部を、半導体素子面に沿平行な面で二次元的に配列することにより、半導体素子の多ピン化を可能としている。半田からなる外部電子部を半田ボールとし、二次元的には外部電子部を配置した場合にはBCAタイプとなり、半導体素子の多ピン化にし得ること。また、上記において、半導体素子の電子が半導体素子の電子側の一端の辺の辺中心部面上にそって配置され、リード部は複数の電子を抜ひように対向し前記一端の辺に沿い抜けられており、複数な接続とし、複数部に渡した接続としている。本発明のリードフレームは、上記のような構成にすることにより、上記外部MOSFET基板の面の面を刃替とするものであるが、通常のリードフレームと異なるエンチ

とがでまた、この機械は上部に主子面には主たる方孔は、上部リードフレームを用いて、リードフレームのかみ子部側でない面（底面）に地脚孔を有し、地脚孔を全周により、内向外と内向子底部風土を用ひる結果とは運転時にかかる回路にかけられた地脚孔とを区別する。リードフレームの孔はかれた部分が半導体電子の端子部にくろようにして、内向外を介して、リードフレーム全体を半導体電子へ接続し、リードフレームの外側部を含む不規則部分を行ったりきれりにより地脚孔を形成することにより、内部子と外部子を一體とした半導体をタロキメタス面上に固定した。この機械の、半導体電子の小型化が可能となり、多ビン化が可能な新規川止型半導体装置の作成を可能としている。

#### (0008)

(実施例) 本発明の新規川止型半導体装置の実施例を以下、図にそって説明する。図1(a)は本実施例新規川止型半導体装置の断面構造図であり、図1(b)は裏面の断面図である。図1中、100は新規川止型半導体装置、101は半導体子、102はリード部、102Aは内部子部、102Bは外部子部、102Cは内向外リード部、101Aは電子部（ハンドル）、103はツイヤ、104は地脚孔、105は地脚部、106は半田（ペースト）からなるかみ子部である。本実施例新規川止型半導体装置は、前述するリードフレームを用いたもので、内部子部102A、外部子部102Bを一體とした半導体のリード部102を多ビン半導体子101上に接着後、104を介して固定し、且つ、半導体子部102B先に半田からなるかみ子部106を新規川止型より外側へ突出させて置けた。パッケージ部が半導体装置の面積に相当する新規川止型半導体装置であり、同時に底面へ固定される段には、半田（ペースト）を除く、固化して、かみ子部102Bが内部子部と完全に接続される。本実施例新規川止型半導体装置は、図1(b)に示すように、半導体子部101の電子部（ハンドル）101Aは半導体子の中心部にはさみ外側にして2回折り、中心部1に沿って配置されており、リード部102も、内部子部102Aが外部子部（ハンドル部）に囲った位置に半導体子部101の面の内側に中心部を挟み対向するように配置されている。外部子部102Bは内部子部102Aから離れてリード部102Cを介して離れて位置し、ほぼ半導体子の面積までに離れた位置で半導体子面に固定する方向に、内向外リード102CがL字に曲がり、外部子部102Bはその先に位置し、半導体子の面に平行な直角面で一様に配置をしている。即ち、中心部を挟み2枚の内向外リード102Bの配列を取っている。そして、各かみ子部に通じて、半田（ペースト）からなるかみ子部106を新規川止型より外側に突出させて置けている。地脚孔部104としては、100mm<sup>2</sup>のボリード系の熱可塑性樹脂をHM122C182Rと呼称す

る）を用いたが、既に、シリコンエポリマーTAITIS（日本ヘーカライト株式会社）やセラミック樹脂PHCS200（日立電気株式会社製）等が開発され、上記実施例では、半田ペーストからなるかみ子部であるが、この部分に半田ボールに代えてし良い。尚、本実施例新規川止型半導体装置は、上記のように、パッケージ部が半導体装置の面積に相当する、且つ特に小型化されたパッケージであるが、四方万能につけてし、H1.0mm以下に下ることがでし。又少し内側に達しておるしである。本実施例においては内向外リード部を、半導体子の電子部（ハンドル）にない2列に配列したが、半導体子の電子の面を二次元的に配列し、内部子部と外部子部との一列となつた場合を除く、半導体子の電子部に二次元的に配列しておることにより、半導体子の、一層の多ビン化に十分である。

(0009) 今いて、本発明のリードフレームの実施例を表す。既にしとづいて説明する。本実施例リードフレームは、上記実施例半導体装置に用いられたものである。図2は本実施例リードフレームの平面図を示すので、図2中、200はリードフレーム、201は内部子部、202は外側子部、203は内向外リード部、204は底面部、205は外側部である。リードフレームは42枚（N1×2枚のF×合計）からなり、リードフレームの厚さは、内部子部のある厚さまで0.05mm、外側子部のある厚さまで0.2mmである。内部子部の外側する半導体風土を露出する露部205も同様（0.05mm厚）に形成されており、前述する半導体装置を形成する際の孔は半導体装置にて孔はし無い状態となっている。本実施例では内部子部202は丸穴であるが、これに規定はされない。また、リードフレーム素材として42枚を用いたがこれに規定されない。M8までし良い。

(0010) 次に、上記実施例リードフレームの製造方法を簡要で説明する。図4は本実施例リードフレームを形成した工程を示したものである。先ず、42枚（N1×2枚のF×合計）からなる、厚さ0.2mmのリードフレーム板300を準備し、板の端部を斜め面を有するV字形に切削した（図4(a)）後、リードフレーム板300の端部に新規内のレジスト301を塗布し、乾燥した。（図4(b)）。

次いで、リードフレーム板300の端部から所定のパターン板を用いてレジストの所定の部分のみに曝光を行った後、現像液を用い、レジストバターン301Aを形成した。（図4(c)）

再レジストとてしは東洋化成工業のニガロロはレジスト（PNERKレジスト）を使用した。次いで、レジストバターン301Aを引抜きせしとして、57°C、48ボーメの温度で二段烘焼にて、リードフレーム板300の端部からスプレイエッティングして、内向外リ

の平野区か図2に示すルートフレームを用いた (図3(c)). 図2(b)のは、図2のA1-A2における区間である。このは、レジストを外出したは、既存処理を及ぼしたは、既存の区間 (内部電子部品を含む領域) のみに電気チャネルを行った。 (図3(e)) 例、上記リードフレームの製造工程においては、図2(b)に示すように、新たにと既存部を形成するため、内側電子部品領域からのエッティング (ECD) を多く行い、反対領域からは少なにエッティング (ECD) を行った。また、セミチップに代入、内側電子部品やパラジウムエンキヤでしれない。上記のリードフレームの製造方法は、1ヶの半導体を用いてるために必要なリードフレーム1ヶの製造方法であるが、基本は半導体の面から、リードフレーム半導体をエッティング加工するは、図2に示すリードフレームを複数個用意した後で作成し、上記の工程を行う。この場合は、図2に示す外側部205の一端に接続するため (表示していない) リードフレームの外側に沿って接続を行なう。

(0011) 例に、上記のようにして作成されたリードフレームを用いた。本発明の既存MOS型半導体装置の製造方法の実施例を図に示す。図4は、本実施例のMOS型半導体装置の製造工程を示すのである。図3に示すようにして作成されたリードフレーム400の内部電子部402尾端部 (表面) とXMTする基板に、ポリイミド系熱硬化型の接着剤 (テープ) 401 (自立成形式セロフ、HM-122C) を、400°C、6Kg/m<sup>2</sup>で1.0kg圧力を加えて貼りつけた (図4(a))。このは多の平面図を図5に示す。このは竹ちばき金型405A、405Bにて (団4(b))。内側部も内部電子部の先端部を露出する部分は403と、その部分の接着剤 (テープ) 401とモルタルはいた。 (団4(c))

次いで、内側部はとより圧力を406A、406Bを用い、内側部404を含む不満の部分を切り離す (団4(d)) と同時に、接着剤401を介して半導体電子407上にリードフレーム408の圧力を行った。 (団4(e))

例、この団4(d)に示す、内側リードと離れてリードフレーム全体を支えている新たに部204を含む不満の部分を切り離しは、既存MOS型半導体装置を行なってよい。この場合には、通常の半導体リードフレームを用いたOF-Pバッケージ等のようにダムバー (表示していない) を設けると良い。リードフレーム10を半導体電子411へ貼りした後、ワイヤー414に上り、半導体電子の電子 (パラジウム) 412LAとリードフレーム10の内部電子部410Aとを電気的に接続した。 (団4(f))

そのは、既存の金型を用い、エボキシ等の樹脂415でリードフレーム10の内部電子部410Bのみを固定させて、全体を封止した。 (団4(g))

ここでは、専用の金型 (表示していない) を用いたが、

既存の基 (内部電子部) を用いて既存川立てされることは、これに必要としない。ないで、既存川立てに用いたは子84108以上に既存ベーストをスクリーン印刷により塗布し、半田 (ベースト) からなる内側電子部416を付着し、本実験の既存MOS型半導体装置を作成した。 (団4(h))

例、半田からなる内側電子部416の内面は、スクリーン印刷に規定されるものではなく、リフローまたはボッティング等でし、回路基板と半導体装置との接続に必要な量の半田が残らなければ良い。

#### (0012)

**(発明の効果)** 本発明は、上記のように、更なる既存MOS型半導体装置の高集成化、高集成化が求められる段階のもと、半導体装置パッケージサイズにおけるチップの占有率を上げ、半導体装置の小型化に対応させ、内側電子部への接続面積を縮減できる。即ち、内側電子部への接続面積を向上させることができるのは半導体装置を可能としたものであり、同時に既存のTSOP等の小型パッケージに適用であった更なる多ピン化を実現した既存MOS型半導体装置の機能を可能としたものである。

#### (図面の簡単な説明)

(図1) 実施例の複数引出型半導体装置の断面構造図及び実施例図

(図2) 実施例のリードフレームの平面図

(図3) 実施例のリードフレームの製造工程図

(図4) 実施例の複数引出型半導体装置の製造工程図


(図5) 実施例のリードフレームに接着剤を貼りつけた状態の平面図

#### (符号の説明)


100	既存MOS型半導体装置
101	半導体電子子
101A	電子子 (パッド部)
102	リード部
102A	内部電子子部
102B	外部電子子部
102C	内側リード部
103	ワイヤ
104	接着剤
105	・
106	半導体
200	リードフレーム
201	内部電子子部
202	外部電子子部
203	内側リード部
204	道路部
205	外側部
300	リードフレーム部
301	レジスト
400	…

303A 内部電子部  
 303B 外部電子部  
 304 正弦部  
 305 余メンキ部  
 306 丸形部  
 400 リードフレーム  
 401 地盤板部材(テープ)  
 402 外部電子部  
 403 逆曲部

(a)




(b)




405A, 405B 1750222  
 406A, 406B 1750222  
 410 リード部  
 410A 内部電子部  
 410B 外部電子部  
 410C 地盤リード部  
 411 本体化子  
 412A ワイヤー<sup>+</sup>  
 415 電極

RMS-125066


(c)




(d)




(E3)



(E4)



(E5)



Japan se Patent Laid-Open Publication No. Heisei 8-125066

(TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame  
5 Used Therein, and Fabrication Method for the Resin  
Encapsulated Semiconductor Device

(CLAIMS)

1. A resin encapsulated semiconductor device  
10 comprising:

a semiconductor chip;  
a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the  
15 leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end  
20 surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and

25 outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulation.

5           2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip,  
10          and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15          3. A lead frame comprising:  
              a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;

20          each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pairs in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15        4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit.

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow 5 the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner 10 terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and 15 outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a 20 fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the 25 connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

(B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions,  
5 punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;  
10

(C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;  
15

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and  
20

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

## (DETAILED DESCRIPTION OF THE INVENTION)

## (FIELD OF THE INVENTION)

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a 5 semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

## 10 (DESCRIPTION OF THE PRIOR ART)

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and 15 miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor 20 device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures 25

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 (MEANS FOR SOLVING THE SUBJECT MATTERS)

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be 5 embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the 10 semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a 25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded  
5      in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect  
10     the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the  
15     entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the  
20     semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a method for fabricating a semiconductor device including a  
25     semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be  
5 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the  
10 outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions  
15 of the leads being protruded in a direction orthogonal to a  
20  
25

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting 5 portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure 10 together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along 15 with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the 20 semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner 25 terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and  
5 (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

(FUNCTIONS)

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention  
10 can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the  
15 circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor  
20 chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device  
25 by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of the above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

the connecting portions adapted to connect facing ones of  
the inner lead portions to each other along with portions  
of the insulating layer respectively arranged at regions  
corresponding to the connecting portions by use of punching  
dies, aligning the punched portions of the lead frame with  
the terminals of the semiconductor chip, and mounting the  
entire portion of the lead frame on the semiconductor chip  
by the adhesive interposed therebetween, and cutting off  
unnecessary portions of the lead frame including the outer  
frame portion by use of punching dies, thereby removing the  
cut-off portions. Thus, a plurality of leads each  
including an inner terminal portion and an outer terminal  
portion integral with each other are mounted on a  
semiconductor chip. Accordingly, the present invention  
makes it possible to achieve a miniaturization of  
semiconductor devices. In accordance with the present  
invention, it is also possible to fabricate a resin  
encapsulated semiconductor device having an increased  
number of pins.

20

## (EMBODIMENTS)

Hereinafter, embodiments of the present invention  
associated with resin encapsulated semiconductor devices  
will be described in conjunction with the annexed drawings.  
25 Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 10 15 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 20 25 semiconductor device is mounted on a circuit board, the

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C 5 manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although 10 outer electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the 15 entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the 20 package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor 25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to  
5 fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the  
10 above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the  
15 outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in  
20 the fabrication of the semiconductor device, as described  
25

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoresist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m<sup>2</sup> for 1.0 second (Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c).

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d).  
5 The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in  
10 QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the  
15 semiconductor chip 411 (Fig. 4f).  
20

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

#### (EFFECTS OF THE INVENTION)

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.